

**Amendments to the Claims:**

The following listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) A vector processor for processing vector data comprising multiple element data using a register, the vector processor comprising:  
a register usable as a vector register comprising multiple element ~~registers;~~registers storing the element data; and  
an addressing circuit for circularly specifying addresses of the element registers of the vector register with the address of any element register of the vector register as the ~~top~~top, wherein the vector register is a set of multiple scalar registers and, by any of the scalar registers being specified as the top, the addresses of the multiple scalar registers are circularly specified.
2. (Canceled)
3. (Original) The vector processor according to claim 1, wherein the register comprises a vector register, any element register of the vector register being specifiable as the top.
4. (Previously Presented) The vector processor according to claim 1, wherein, when performing a vector operation on data stored in the register, element data of the vector register are sequentially read from the addresses of the vector register beginning with the address specified as the top, and reading of the element data is continuable by returning to the top address if the end address is reached.
5. (Previously Presented) The vector processor according to claim 1, wherein, when writing the results of a vector operation to the register, element data of the vector register are sequentially written to the addresses of the vector register beginning with the

address specified as the top, and writing of the element data is continuable by returning to the top address if the end address is reached.

6. (Currently Amended) A register addressing method used for processing of vector data comprising multiple element data, wherein

~~a predetermined~~ an element register registers storing the element data is treated as a vector register comprising multiple scalar element registers, and, by specifying the address of any element register of the vector register as the top, the addresses of the element registers of the vector register are circularly specified.

7. (Canceled)

8. (Previously Presented) The vector processor according to claim 3, wherein, when performing a vector operation on data stored in the register, element data of the vector register are sequentially read from the addresses of the vector register beginning with the address specified as the top, and reading of the element data is continuable by returning to the top address if the end address is reached.

9. (Canceled)

10. (Previously Presented) The vector processor according to claim 3, wherein, when writing the results of a vector operation to the register, element data of the vector register are sequentially written to the addresses of the vector register beginning with the address specified as the top, and writing of the element data is continuable by returning to the top address if the end address is reached.

11. (Previously Presented) The vector processor according to claim 4, wherein, when writing the results of a vector operation to the register, element data of the vector register are sequentially written to the addresses of the vector register beginning with the address specified as the top, and writing of the element data is continuable by returning to the top address if the end address is reached.

12. (New) The vector processor according to claim 8, wherein, when writing the results of a vector operation to the register, element data of the vector register are sequentially written to the addresses of the vector register beginning with the address specified as the top, and writing of the element data is continuable by returning to the top address if the end address is reached.